Abstract: Acrive Power Filrers (APFs) improve the elecrriciry supply by correcting harmonic distortions created by non-linear lodds. It also corrects the poor power-facror resulring from inductive loads. Topologies and control techniques available for APFs are numerous. This paper considers a single phase APF. A scheme rhac requires minimum calculation burden has been selected. T h e system considered, uses an unified constant frequency integrarion control that gives a minimum calculation burden and fasrer response. The control method adapted requires sensing rhe load currenr and DC-link volr~ge only. However, it causes some problems at the integrarion level. The analog integrator gives some i n i t i~l voltage when opel-ated ar high frequencies due ro insblliry to reset the inregcator fully. T o avoid errors due to offset in r h e integrator, an offser feedback is proposed and tested in rhis study. The conrl-ol is siniulared and rhe results 2r.e validxed wirh laboratory esperimrn~al waveforms.
INTRODUCTION
Power electronic loads form a major issue o n the quality of power of any electricity supply that feeds such loads. The harmonic currents injected by the loads into the p o w e r n e t w o r k , d i s t o r t t h e n e t w o r k voltage. Propagation of harmonics may lead to a severe voltage distortion, when the network is weak. Non-linear loads add much t o the problem. Lower efficiency, harmful interference to neighbourhood appliances, overheating the transformers and malfunction of t h e sensitive equipmen1 could be the result. Therefore, a reduction in the power quality',' is inevitable. In addition, the harmonic-current would increase the rating of the capacitor banlis used for power factor correction.
The reactive current in the network causes poor power-facror operation. This is due to inductive loads such as induction motors, arc welders, inductive ballast florescent lamps and power transformers. The poor power factor increases the loss in the transmission network and also reduces the network voltage.
Currently the government is studying several energy saving proposals to reduce the losses and increase the electrical connections t o the public. Projects o n improving the power-factor and eliminating-harmonics are therefore of vital importance as given in the government proposal.3
1.1 Power factor improvement and harmonics elimination methods:
Capacitor banks are typical in power factor correction for inductive loads. However, most of the industries are equipped with harmonic loads such as adjustable speed drives and automated computer control equipments to increase their energy e f f i~i e n c~. ' ' .~ The harmonic loads introduce an additional requirement of harmonic filters, when power factor correction is made using banks of capacitors.
Also the passive harmonic-filters and power-factor correction capacitors possess a disadvantage when harmonic loads present in the neigh,bourhood of the electrical network are on a Point of Common Coupling (PCC). Loads o n a PCC can increase the rating of elements forming the passive-filters and capacitor banks that are o n the same P C C . T h e reason is that the harmonics created by other customers may also get into a filter network of a different customer, overloading the filters, which are not designed for unexpected loads. Therefore, this configuration is most suitable to this APF current sources, in which the harmonic loads have high internal impedance for harmonics compared t o the grid impedance. The series APF act as high impedance for harmonics while maintaining l o w impedance at fundamental frequency. Therefore, the series A P F pushes the harmonic current in to the shunt passive filter and prevents harmonic current flowing into the grid system f r o m t h e specific h a r m o n i c loads. T h i s configuration is most suitable to compensate harmonics produced by the harmonic voltage sources, in which the harmonic loads have l o w internal impedance f o r harmonics compared t o the grid impedance.
Many control techniques have been studied. In these techniques, several methods are used t o extract the control signal, which determines the injected voltage and/or current from the APF. The control signals are extracted using (i) instantaneous active and reactive power theory, (ii) Space vector techniques, (iii) Phase l o c k l o o p t e c h n i q u e s a n d (iv) F a s t F o u r i e r Transformation techniques. Different inverter controls are used to produce Pulse Width Modulation (PWM) signal from the control signal. Mainly used P W M techniques are Sine-triangular, Hysterisis, Selective harmonic elimination, Regular sample and Space vector.
A P F control circuit
Aver.rrge P Aver.crge P Figure 2 shows the schematic diagram of the colltrol circuit. As seen, the control method has two decoupled loops, the current control loop, and the D C voltage control loop.
Current control loop :
The error is estimated from the source current measurement. When a harmonic load is introduced, harmonic content introduces a disturbance as an error in the source current. The control circuit finds the switching instants so that the duty ratio requir.ed t o compensate the error is achieved. Thus it does make faster compensation, since the duty required for instantaneous current requirement is implemented within the sample period.
The error is estimated from the
DC-link voltage measurement (DC-link control loop)
The DC-link control loop maintains the capacitor voltage at a set reference value using feedback action. 
(vC + v , ) . D . T , =(v, -V~) -( I -D ) . T , (1)
cancel the harmonic and reactive current components generated by the load. Therefore, the current drawn from the source will be purely sinusoidal and in-phase with the supply voltage. V,\, can be written as,
The integr.;l constant is selected in such a way that satisfied equation (6) . Then the integrator time constant Figure 3 : Equivalent circuit diagram of the system. compensate harmonics produced by the harmonic (7)
becomes T = Ts , thus equation (8) can be written as: (9) Assume that the integrator-offset voltage is Vof, then, substituting from (10) 
V-t = V I N T = 2 D . V,,,

Input at t h e negative terminal of rhe comparator ( v -) is
As the inputs (V +) and (I.' -) are compared with no hysteresis, the comparator output gives high and low time durations, which are used to switch the inverter switches, in order to satisfy equation (6) . Equation (2) is always valid, and equation (6) is derived by the control circuit. Therefore equation ('3) becomes valid; hence the source delivers currcnr to the system, which is equivalent to a resistive ioad ( R j . This shows that the APF maintains the supply current sinusoidal and in-phase with the supply voitage.
Resettable inte, erator
The gate pulses of t h e switches were obtained by comparing a voltage ramp with a constant voitage produced by the controller. A resettable inte, orator was used to produce the ramp. However, the resetting of the integrator was not perfect. Figure 4 shows the output of the resettable integrator. A capacitor is used at the output of the conventional OpAmp integrator and a switch operated at switching frequency to discharge capacitor. Since the switch has a small on-time voltage and internal resistance, the capacitor cannot be discharged to zero voltage. Finally this operation leads to an offset voltage, Iffl, acrass the capacitor. Therefore this non-ideal characteristic of the switch introduces an oifsei voltage at rile integrator output.
Problem of the resettab!e integrator
From equations (2), (5) and (ll), the supply current can be written as Since the sensing resistance is small, the o f i s e~ in the supply current will be significant even for a small offset voltage. This offset shifts the zero crossing point and causes malfunction to the controller. Also this orthogonal DC-offset line current introduces an addirional unwanted resistive loss in the circuit.
Solution to the resettable integrator offset voltage
Figwe 5 shows an auxiliary integrator circuit, which eliminates the offset at the outpl-~t of the resettable integrator. H e r e the auxiliary integral controller reguiates the offset current to get a negative voltage. Then this output is added to the resettable irltegrztor outpui co cancel the offset elfect.
EhqTDC/PSCAD SIMULATION OF ACTIVE POWER FILTER CONTROL TECHNIQUE
The proposed APF control was simulated using PSCAD Version 4.0. C~~r r e n t waveforms of the APF, Load, and the Source were plotted when the source rms voltage Vs = 100 V, and the frequency f = 50 Hz. The DC-link voltage was set t o 200 V. The switching frequency of the power MOSFET is set by resetting integrator at a constant frequency of 50 kHz. Figure 6 shows the schematic PSCAD simulation diagram of the APF. In this circuit, a pre-charging arrangement is added to the DC-link capacitor to charge the capacitor during the startup period. The charging arrangement is disconnected using a circuit breaker after a specified time. An auxiliary loop has been added to 
D r i v e r circuit and protection f o r t h e DC-link
Figure 4: Integrator output with offset voltage RESULTS
control technique to eliminate the DC-offset voltage caused by the resettable integrator. In the auxiliary loop, a PI controller is used to regulate the error and eliminate the DC-offset voltage. The simulation was carried out for several types of harmonic and poor power factor loads. Results show excellent performance of the proposed APF, which compensates for the harmonic and reactive power currents independent of the load types.
LABORATORY SETUP OF T H E ACTIVE POWER FILTER
EMTDC/PSCAD simulation results obtained with non-linear load. Figure 9 shows the simulation results of source voltage and current waveforms when a full-bridge diode rectifier load is connected. T h e results show that the load produces heavy harmonic current. The APF injected current and source current waveforms s h o w t h e excellent compensation of the proposed device even for a higher harmonic load. The second graph shows that t h e A P F maintains t h e source current not only sinusoidal but also in-phase with the source voltage with this load. bridge rectifier load Figure 10 shows the experimental results of source current waveforms with the bridge rectifier load. Figure   10 (a) and (b) were taken respectively without and with the APF. This shows clearly that with the APF, the source current is free from the heavy harmonic current produced by the load. Also the similarity of Figures 9 and 10 shows a strong validation of the simulation and the experimental results. CONCLUSION effective hardware instead of a costly DSP system. Therefore it is suitable for small industries, (ii) The rating of APF depends only on the particular load and An APF control is proposed with detailed mathematical neighbourhood loads do not affect it, (iii) This APF is derivation considering offset at the analog integrator. This control is simulated using EMTDC/PSCAD not only used to eliminate harmonic currents but also used for power factor correction, (iv) The APF computer package. Finally a laboratory model was guaranteed that no offset would be in the sogrce current. designed and the proposed APF was tested successfully. The simulation and experimental results validate the Acknowledgement proposed control technique.
Circuit diagram of the control circuitry Laboratory experimental result obtained for the
The authors acknowledge the support received from the There are four major advantages with this APF: (i) Department of Electrical and Electronic Engineering, The control algorithm is implemented by a simple cost University of Peradeniya for this work. Constant frequency control of a n uctzve power filter 
